





4/12



**FIG. 4**




5/12



**FIG. 5**




6/12

**FIG. 6**



10/12




**FIG. 10a**

**FIG. 10b**




11/12




True state

**FIG. 11a**



State with no  
fractional delay

**FIG. 11b**




State with fractional  
delay 1/2


**FIG. 11c**



12/12



**FIG. 12a**



**FIG. 12b**